語系
跳至 : 概要 | 書目資訊 | 主題

Taraate, Vaibbhav.

概要
作品: 0 作品在 9 項出版品 1 種語言
書目資訊
Logic synthesis and SOC prototyping = RTL design using VHDL / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-電子資源)
Digital logic design sing Verilog = coding and RTL synthesis / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-電子資源)
Digital design techniques and exercises = a practice book for digital logic design / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-電子資源)
Digital logic design using Verilog = coding and RTL synthesis / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-電子資源)
Digital design from the VLSI perspective = concepts for VLSI beginners / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-電子資源)
PLD based design with VHDL = RTL design, synthesis and implementation / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-電子資源)
ASIC design and synthesis = RTL design using Verilog / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-電子資源)
SystemVerilog for hardware description = RTL design and verification / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-電子資源)
Advanced HDL synthesis and SOC prototyping = RTL design using verilog / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-電子資源)
 
 
變更密碼
登入